package cpu
Import Path
internal/cpu (on go.dev)
Dependency Relation
imports 0 packages, and imported by 9 packages
Involved Source Files
Package cpu implements processor feature detection
used by the Go standard library.
cpu_amd64.go
cpu_x86.go
cpu.s
cpu_x86.s
Package-Level Type Names (total 2, in which 1 are exported)
CacheLinePad is used to pad structs to avoid false sharing.
Package-Level Functions (total 9, in which 2 are exported)
Initialize examines the processor and sets the relevant variables above.
This is called by the runtime package early in program initialization,
before normal init functions are run. env is set by runtime if the OS supports
cpu feature options in GODEBUG.
Name returns the CPU name given by the vendor.
If the CPU name can not be determined an
empty string is returned.
Package-Level Variables (total 10, in which 8 are exported)
The booleans in ARM contain the correspondingly named cpu feature bit.
The struct is padded to avoid false sharing.
The booleans in ARM64 contain the correspondingly named cpu feature bit.
The struct is padded to avoid false sharing.
CacheLineSize is the CPU's assumed cache line size.
There is currently no runtime detection of the real cache line size
so we use the constant per GOARCH CacheLinePadSize as an approximation.
DebugOptions is set to true by the runtime if the OS supports reading
GODEBUG early in runtime startup.
This should not be changed after it is initialized.
var MIPS64X struct{_ CacheLinePad; HasMSA bool; _ CacheLinePad}
For ppc64(le), it is safe to check only for ISA level starting on ISA v3.00,
since there are no optional categories. There are some exceptions that also
require kernel support to work (darn, scv), so there are feature bits for
those as well. The minimum processor requirement is POWER8 (ISA 2.07).
The struct is padded to avoid false sharing.
var S390X struct{_ CacheLinePad; HasZARCH bool; HasSTFLE bool; HasLDISP bool; HasEIMM bool; HasDFP bool; HasETF3EH bool; HasMSA bool; HasAES bool; HasAESCBC bool; HasAESCTR bool; HasAESGCM bool; HasGHASH bool; HasSHA1 bool; HasSHA256 bool; HasSHA512 bool; HasSHA3 bool; HasVX bool; HasVXE bool; HasKDSA bool; HasECDSA bool; HasEDDSA bool; _ CacheLinePad}
The booleans in X86 contain the correspondingly named cpuid feature bit.
HasAVX and HasAVX2 are only set if the OS does support XMM and YMM registers
in addition to the cpuid feature bit being set.
The struct is padded to avoid false sharing.
Package-Level Constants (total 18, in which 2 are exported)
const CacheLinePadSize = 64 const GOARCH = "amd64"
The pages are generated with Golds v0.4.2. (GOOS=darwin GOARCH=amd64) Golds is a Go 101 project developed by Tapir Liu. PR and bug reports are welcome and can be submitted to the issue list. Please follow @Go100and1 (reachable from the left QR code) to get the latest news of Golds. |